

What is claimed is:

1 1. An overflow detection circuit comprising:

2 a plurality of logic elements to receive a group of three most significant bits from sign
3 extended input numbers and to predict three most significant bits of a sum of said input
4 numbers with a carry bit;
5 said plurality of logic elements to generate an overflow indication for a sum of the input
6 numbers if the predicted three most significant bits has one of a 0 and 1 in the first and second
7 bits respectively and 1 and 0 in the first and second bits respectively for at least one value of the
8 carry bit.

1 2. The circuit of claim 1, further comprising a final logic element to transmit a 1 from the
2 overflow detection circuit if overflow of the sum is detected and a 0 if overflow of the sum is
3 not detected

1 3. The circuit of claim 1 wherein said first and second input number are one of mantissas of
2 a floating point number, integers, and carry or sum vectors of numbers in redundant carry-save
3 format.

1 4. An overflow detection circuit comprising:

2 A plurality of logic elements to receive at least one bit of a first input number and at
3 least one bit of a second input number wherein a length of said first and second input numbers
4 are extended by one bit;
5 said plurality of logic elements to receive a group of three most significant bits from

6 each input number and to predict three most significant bits of a sum of the input numbers with
7 a carry bit;

8 said plurality of logic elements to generate an overflow indication of a sum of the
9 input numbers if the predicted sum has one of a transition from 0 to 1 in the three most
10 significant bits of the predicted sum and a transition from 1 to in the three most significant bits
11 of the predicted sum for at least one value of the carry bit.

1 5. The circuit of claim 4, wherein logic elements in a first stage of the overflow circuit are to
2 receive a first bit of each of three most significant bits of each number of extended length, in a
3 second stage of the overflow circuit are to receive a second bit of each of the three most
4 significant bits of each number of extended length, and in a third stage of the overflow circuit
5 are to receive a third bit of each of the three most significant bits of each number of extended
6 length.

1 6. The circuit of claim 5, wherein the three stages of the overflow circuit are to predict a
2 most significant three bits of the sum of the input numbers for both values 0 and 1 of the carry
3 bit.

1 7. The circuit of claim 6, wherein the overflow indication is set if two most significant bits
2 of the predicted sum are one of 0 and 1 respectively and 1 and 0 respectively for at least one
3 value of the carry bit.

1 8. The circuit of claim 7 wherein there are three possible outputs of each stage.

1 9. The circuit of claim 8, wherein the overflow circuit is implemented using CMOS
2 technology and has at least four stages.

1 10. The circuit of claim 8, wherein the overflow circuit is implemented using CMOS
2 technology and has fewer than four stages.

1 11. A method of detecting overflow in addition of two input numbers comprising:

2 Sign extending the two input numbers;

3 Receiving at least one bit of a first input number and at least one bit of a second
4 number;

5 Receiving a group of three most significant bits from each input number;

6 Predicting three most significant bits of a sum of the input numbers with a carry bit;

7 Generating an overflow indication of the sum of the input numbers if the predicted
8 sum has one of a 0 and 1 and 1 and 0 in the first and second bits respectively for at least one
9 value of the carry bit.

1 12. The method of claim 11 wherein said first and second input number are one of mantissas
2 of a floating point number, integers, and carry or sum vectors of numbers in redundant carry-
3 save format.

1 13. The method of claim 11 further comprising:

2 Extending a length of said first and second input numbers by one bit.

1 14. The method of circuit of claim 13, wherein logic elements in a first stage of the overflow
2 circuit are to receive a first bit of each of three most significant bits of each number of extended
3 length, in a second stage of the overflow circuit are to receive a second bit of each of the three
4 most significant bits of each number of extended length, and in a third stage of the overflow
5 circuit are to receive a third bit of each of the three most significant bits of each number of
6 extended length.

1 15. The method of claim 14, wherein the three stages of the overflow circuit are to predict a
2 most significant three bits of the sum of the input numbers for both carry bit values of 0 and 1.

1 16. The method of claim 15, wherein the overflow indication is set if two most significant bits
2 of the predicted sum are one of 0 and 1 respectively and 1 and 0 respectively for at least one
3 value of the carry bit.